

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	. 1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/917,945		07/31/2001	Yoshitaka Horie	KIX0154-US	1541
28970	7590	02/23/2004		EXAMINER	
SHAW PI				VU, QU	ANG D
IP GROUP 1650 TYSONS BOULEVARD				ART UNIT	PAPER NUMBER
SUITE 1300				2811	
MCLEAN,	VA 221	02		DATE MAILED: 02/23/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	- N			
		09/917,945	HORIE, YOSHITA	\ \KA			
	Office Action Summary	Examiner	Art Unit				
		Quang D Vu	2811				
	The MAILING DATE of this communication app	<u> </u>		ddress			
Period for	or Reply						
THE - External after - If the results of the result	MORTENED STATUTORY PERIOD FOR REPLIMAILING DATE OF THIS COMMUNICATION. The ensions of time may be available under the provisions of 37 CFR 1.1 (a) which is some soft of the may be available under the provisions of 37 CFR 1.1 (b) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a replicit of the provision of	36(a). In no event, however, may a y within the statutory minimum of thi will apply and will expire SIX (6) MO e, cause the application to become A	reply be timely filed rty (30) days will be considered timel NTHS from the mailing date of this c BANDONED (35 U.S.C. § 133).				
Status							
1)[\]	Responsive to communication(s) filed on <u>08 D</u>	ecember 2003					
, —		action is non-final.					
3)	Since this application is in condition for allowa		ters, prosecution as to the	e merits is			
- / 🗀	closed in accordance with the practice under E	•					
Dienocit	ion of Claims	•					
			gradient war gebruik de				
4)区	Claim(s) <u>1,3-8,11 and 17-23</u> is/are pending in						
E._	4a) Of the above claim(s) is/are withdra	wn from consideration.	•				
,	Claim(s) is/are allowed.	,					
	Claim(s) <u>1,3-8,11 and 17-23</u> is/are rejected.						
7) 🗆	Claim(s) is/are objected to.						
8)[_]	Claim(s) are subject to restriction and/c	or election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Examine	er.					
10)	The drawing(s) filed on is/are: a) acc	epted or b) objected to	by the Examiner.				
	Applicant may not request that any objection to the	drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including the correct	tion is required if the drawing	g(s) is objected to. See 37 C	FR 1.121(d).			
11)	The oath or declaration is objected to by the Ex	kaminer. Note the attache	d Office Action or form P	TO-152.			
Priority (under 35 U.S.C. § 119						
12) 又	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C.	& 119(a)-(d) or (f)				
•		priority ariable of o.c.o.	3 1 75(4) (4) 5. (7).				
-/	1. Certified copies of the priority document	s have been received.					
	2. Certified copies of the priority document		Application No.				
	3. Copies of the certified copies of the prio			Stage			
	application from the International Burea	·		3-			
* (See the attached detailed Office action for a list	, , , , , , , , , , , , , , , , , , , ,	received.				
		·					
Attach c	atta)						
Attachmer 1) Notice	nus) ce of References Cited (PTO-892)	4) 🖂 Intentiew	Summary (PTO-413)				
	ce of References Cited (FTO-692) ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date				
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	5) Notice of 6) Other:	Informal Patent Application (PT0 	J-152)			

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 and 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 4,005,454 to Froloff et al. in view of US Patent No. 5,888,850 to Havens et al.

Froloff et al. (figure 1) teach a method of making a semiconductor device, the method comprising the steps of: mounting a semiconductor chip (1) on a lower conductor (8), with first solder material (10) applied between the chip (1) and the lower conductor (8); positioning an upper conductor (7) on the chip (1), with second solder material (9) applied between the chip (1) and the upper conductor (7) (column 3, line 22-column 4, line 35);

wherein the lower conductor (8) includes a die pad portion (6) for mounting the semiconductor chip (1); and

since each of the first and second solder materials (10, 9) can be one of the lead (Pb) and tin (Sn) alloy, the second solder material [9] can be tin alloy and the first solder material [10] can be lead.

Froloff et al. differ from the claimed invention by not showing heating up the first and second solder materials beyond melting points of the respective solder materials; solidifying the first and the second solder materials; and wherein the first solder material has a melting

Art Unit: 2811

temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material in the solidifying step for securing the semiconductor chip on the die pad portion of the lower conductor is fixedly connected to the semiconductor chip. However, Havens et al. (column 8, line 55 – column 9, line 5) teach heating up the first and second solder materials beyond melting points of the respective solder materials; and solidifying the first and the second solder materials; and wherein the first solder material has a melting temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Havens et al. into the device taught by Froloff et al. because it keeps the required precise electrical connecting between the semiconductor chip and the other devices. The combined device shows heating up the first and second solder materials beyond melting points of the respective solder material; and solidifying the first and the second solder material; and wherein the first solder material has a melting temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material in the solidifying step for securing the semiconductor chip on the die pad portion of the lower conductor is fixedly connected to the semiconductor chip.

Regarding claim 3, the combined device shows the first solder material has a melting temperature higher than the second solder material, so that the heating of the first solder material is terminated earlier than the heating of the second solder material (Havens et al.; column 8, line 55 – column 9, line 5).

Art Unit: 2811

3. Claims 4, 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Froloff et al. in view of Havens et al., and further in view of US Patent No. 4,920,574 to Yamamoto et al.

The disclosures of Froloff et al. and Havens et al. are discussed as applied to claims 1 and 3.

Regarding claims 4, 22 and 23, Froloff et al. and Havens et al. differ from the claimed invention by not showing the heating of the first and the second solder material is performed by contacting the lower and the upper conductors with first and second heaters, respectively.

However, Yamamoto et al. teach the heating of the solder material with the heaters (see figures 13,15-16; column 9, lines 60-65; column 10, line 47 – column 11, line 1). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Yamamoto et al. into the device taught by Froloff et al. and Havens et al. because the heaters are conventional electric heater for melting the solder material.

4. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Froloff et al. in view of Havens et al., and further in view of Applicant's Admitted Prior Art (AAPA).

The disclosures of Froloff et al. and Havens et al. are discussed as applied to claims 1 and 3.

Regarding claim 5, Froloff et al. and Havens et al. differ from the claimed invention by not showing a semiconductor chip includes a protruding upper electrode being connected to the upper conductor. However, AAPA (figures 18-19) teaches a semiconductor chip (90) includes a flat lower electrode (90a) and a protruding upper electrode (90b), the lower electrode (90a) being

Art Unit: 2811

connected to the lower conductor and the upper electrode (90b) being connected to the upper conductor. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of AAPA into the device taught by Froloff et al. and Havens et al. because it provides a better connection between the upper electrode and the chip.

5. Claims 6-8 and 17-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Froloff et al. in view of Havens et al., and further in view of US Patent No. 4,994,412 to Kalfus et al.

The disclosures of Froloff et al. and Havens et al. are discussed as applied to claims 1 and 3.

Regarding claim 6, Froloff et al. and Havens et al. differ from the claimed invention by not showing the step of preparing a conductive frame, which includes the lower and the upper conductors. However, Kalfus et al. (figures 5 and 10) teach a conductive frame (120), which includes the lower and the upper conductors (12, 13, 50, 60). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Kalfus et al. into Froloff et al. and Havens et al. because the lead frame is a well known structure for supporting the semiconductor device and providing connection between the external device and semiconductor device.

Regarding claim 7, the combined device shows the lower conductor comprises lower lead portions extending from the die pad portion (Kalfus et al.; figures 5 and 10).

Art Unit: 2811

Regarding claim 8, the combined device shows the upper conductor comprises upper lead portions (Kalfus et al.; figures 5 and 10).

Regarding claim 17, Froloff et al. and Havens et al. differ from the claimed invention by not showing a step of preparing a conductive frame, which includes a first conductive pattern and a second conductive pattern, the first conductive pattern including the lower conductor, the second conductive pattern including the upper conductor. However, Kalfus et al. (figure 10) teach a step of preparing a conductive frame (120), which includes a first conductive pattern (12, 13) and a second conductive pattern (50, 60), the first conductive pattern (12, 13) including the lower conductor, the second conductive pattern (50, 60) including the upper conductor.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Kalfus et al. into the device taught by Froloff et al. and Havens et al. because conductive frame is a well known structure in the art for supporting the semiconductor device and providing connection between the semiconductor device and the external device.

Regarding claim 18, the combined device shows the lower conductor further comprises lower lead portions extending from the die pad portion (Kalfus et al.; figures 5 and 10).

Regarding claim 19, the combined device shows the second conductive pattern comprises upper lead portions at least one of which is to be connected to the semiconductor chip as the upper conductor (Kalfus et al.; figures 5 and 10).

Regarding claim 20, Froloff et al., Havens et al. and Kalfus et al. differ from the claimed invention by not showing the step of removing at least one of the lower and the upper lead portions from the frame. It would have been obvious to one having ordinary skill in the art at the

Art Unit: 2811

time the invention was made for removing at least one of the lower and the upper lead portions from the frame because the portion of the lead frame must be cut in the final step for separating the lead finger from each other. Additionally, it is known in the art as shown for example by US Patent No. 6,307,755 to Williams et al. (figures 18F-G).

Regarding claim 21, the combined device shows the frame comprises first and second common bars parallel to each other, the upper lead portions being divided into first and second group, the upper lead portions in the first group extending from the first common bar toward the second common bar, the upper lead portions in the second group extending from the second common bar toward the first common bar (Kalfus et al.; figures 5 and 10).

6. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Froloff et al. and Havens et al. in view of Kalfus et al., and further in view of US Patent No. 4,980,568 to Merrick et al.

The disclosures of Froloff et al., Havens et al. and Kalfus et al. are discussed as applied to claims 1, 3, 6-8 and 17-21 above.

Regarding claim 11, Froloff et al., Havens et al. and Kalfus et al. differ from the claimed invention by not showing the step of rotating the upper conductor about an axis relative to the lower conductor, so that the upper conductor comes into facing relation to the lower conductor. However, Merrick et al. (figure 2) teach to rotate the upper lead to a position over the lower lead (column 4, lines 40-45). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Merrick et al. into the device taught by Froloff et al., Havens et al. and Kalfus et al. because it provides a fixed spacing

4 2011

Art Unit: 2811

between the upper and lower leads. The combined device shows the step of rotating the upper conductor about an axis relative to the lower conductor, so that the upper conductor comes into facing relation to the lower conductor.

Response to Arguments

Applicant's arguments filed 12/08/03 have been fully considered but they are not persuasive.

It is argued, in page 7 of the remarks, that Froloff et al. and Havens et al. do not teach or suggest heating up the first and second solder materials beyond melting points of the respective solder materials; solidifying the first and the second solder materials; and wherein the first solder material has a melting temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material in the solidifying step. This argument is not convincing because the combined device shows heating up the first and second solder materials beyond melting points of the respective solder materials; and solidifying the first and the second solder materials; and wherein the first solder material has a melting temperature higher than that of the second solder material and is caused to solidify earlier than the second solder material in the solidifying step (Havens et al.; column 8, line 55 – column 9, line 5).

Art Unit: 2811

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 571-272-1667. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

qv February 12, 2004

EDDIE LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800